A new low power CMOS ASIC for the detection of X-rays was optimized for low power and low noise. Theoretical calculations and optimizations are presented and compared with experimental results. Noise as low as 120+25*Ci n [pF] ENC rms was obtained including a silicon detector of 1.3 pF and 0.3nA of leakage. The power consumption is less than 100 W. Other circuit parameters are also shown.
INTRODUCTION
During the last years, an important effort has been dedicated to the development of electronics circuits for nuclear radiation measurements using crystalline and amorphous silicon diodes detectors. Recently we reported [1] a full custom integrated circuit designed for X-ray photon detection in a new system approach to digital radiography. For pixel array architectures, a big amount of pixels is needed to obtain high resolution and thus low power consumption and small area per channel are required in the readout circuits. Detection of soft X-ray used in medical applications also requires high gain preamplifiers and very low overall noise in the circuit. In this paper we present calculations and experimental results obtained for low noise optimization, while maintaining low power consumption and other required parameters.
READOUT CIRCUIT CHARACTERISTICS
The front end of the readout circuit consists of a Charge Sensitive Amplifier (CSA), designed to integrate the charge collected at the detector during a period of time much bigger than its collection time in order to create a voltage pulse at the output of the circuit. CSA are low bad pass filters with an integration time mainly dependent on the output impedance, peak voltage and feedback capacitor. Their noise is mainly due to the high transconductance input MOS transistor. To cut this unnecessary noise a narrow band filter called Shaper must be included and its parameters optimized to achieve required signal to noise ratio. JFTET transistors have less noise than MOS, but are difficult to implement using standard CMOS technology employed in our circuit. Fig. 1 shows the first two blocks of the ASIC corresponding to the CSA and SHP, designed to obtain a maximum output voltage swing of 3V, a shaping time less than 5 µs for a capacitive load of 20 pF, a power consumption less than 100 µW and a single voltage supply of 5V, so it can be used in portable systems, space and big matrix detectors. The calculated gain was 3446 mV/fC, to allow detection of charges above 400 electrons, if noise is 
here detailed description of the parameters and their values are shown in Table I . w Total noise is calculated by:
Optimized shaping time was calculated using the condition:
obtaining the value:
The dependence of ENCtot on each of the parameters is calculated using a program written in "Mathematica" and is shown in Fig. 3 . Table I indicates the optimized and used parameters in the circuit design and optimization. Table 1 , for T=300 4b shows noise at the output of the circuit without detector for an input capacitance of Ci n = 3pF. 
ulse applied through a capacitance equal to the CSA feedback capacitance. The output of the Shaper was as plotted for each column in Table 2 ; differentiated and fitted to a gaussian nction. The width of each adjusted function is a double sigma (2µ) shown in 
for different input capacitance values in [pF] .
The second method used was to vary the amount of injected charge by changing the peak input voltage p connected to a counter with a fixed threshold voltage of 4 V. The pulse generator was set in burst mode with 2000 pulses. The amount of pulses was counted for each voltage step and different input capacitance values indicated in Table 2 .
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